X-Authentication-Warning:	delorie.com: mail set sender to geda-user-bounces using -f
X-Recipient:	geda-user AT delorie DOT com
Subject:	Re: [geda-user] Plans for gEDA/gaf
To:	geda-user AT delorie DOT com
References:	<CANqhZFwC48g07MUY411a20C5oipkmmkzUimhz8OgvL2Thi-yDg AT mail DOT gmail DOT com>
	<20160722171754 DOT GB17595 AT localhost DOT localdomain>
	<CAM2RGhRjABmejtuSz1PbGFFF+EHhznGGTODoh0bu2y4FJM=Cbw AT mail DOT gmail DOT com>
	<20160723065723 DOT GC17595 AT localhost DOT localdomain>
	<alpine DOT DEB DOT 2 DOT 00 DOT 1607231009290 DOT 7286 AT igor2priv>
	<20160723092248 DOT GF17595 AT localhost DOT localdomain>
	<alpine DOT DEB DOT 2 DOT 11 DOT 1607231423480 DOT 2224 AT nimbus>
	<20160724053502 DOT GM17595 AT localhost DOT localdomain>
	<alpine DOT DEB DOT 2 DOT 11 DOT 1607271434200 DOT 1841 AT nimbus>
	<9719FF2C-AC85-4824-89E9-447216E7FA65 AT sbcglobal DOT net>
	<alpine DOT DEB DOT 2 DOT 11 DOT 1607301258260 DOT 1409 AT nimbus>
	<939E39F7-B4DA-4B56-A640-C7E6E4ECF955 AT sbcglobal DOT net>
	<alpine DOT DEB DOT 2 DOT 11 DOT 1608021426490 DOT 1398 AT nimbus>
	<CAOP4iL2MsJG+U45C83zWevHcWwLoJAnYa9uYzM0fqoXvxg66qg AT mail DOT gmail DOT com>
From:	"John Griessen (john AT ecosensory DOT com) [via geda-user AT delorie DOT com]" <geda-user AT delorie DOT com>
Message-ID:	<26e79ae2-2875-18de-7fb6-95340ee84bea@ecosensory.com>
Date:	Wed, 3 Aug 2016 12:06:59 -0500
User-Agent:	Mozilla/5.0 (X11; Linux x86_64; rv:45.0) Gecko/20100101
	Icedove/45.1.0
MIME-Version:	1.0
In-Reply-To:	<CAOP4iL2MsJG+U45C83zWevHcWwLoJAnYa9uYzM0fqoXvxg66qg@mail.gmail.com>
X-MIME-Autoconverted:	from quoted-printable to 8bit by delorie.com id u73H7BCL014838
Reply-To:	geda-user AT delorie DOT com
Errors-To:	nobody AT delorie DOT com
X-Mailing-List:	geda-user AT delorie DOT com
X-Unsubscribes-To:	listserv AT delorie DOT com

8On 08/02/2016 10:55 AM, Ouabache Designworks (z3qmtr45 AT gmail DOT com) [via geda-user AT delorie DOT com] wrote:
> Yes I want to do PCBs but I also want to design the ICs that populate those boards. I want to use my IC tools like verilog and
> spice to simulate the entire board. I want
> to design products with multiple boards and wire harnesses as well.

Right.  Printed electronics are more like chip design than board design,
but have elements of both, and it's coming right up next...

On 08/02/2016 03:01 PM, Ouabache Designworks (z3qmtr45 AT gmail DOT com) [via geda-user AT delorie DOT com] wrote:
 > When I descend down into a component instance then I want to see the schematic using all the elaborated values instead of the
 > attribute names.

Yes, that kind of thing is great for debugging and also keeping a ew design on track with high level stated goals...

On 08/02/2016 04:02 PM, John Doty wrote:
 > Cute, but how much time would this actually save? (I hate cute, time-wasting “features”)

This is turning into flames.  I'm out -- back to work.

- Raw text -