www.delorie.com/archives/browse.cgi   search  
Mail Archives: geda-user/2016/01/18/14:22:09

X-Authentication-Warning: delorie.com: mail set sender to geda-user-bounces using -f
X-Recipient: geda-user AT delorie DOT com
X-Original-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
d=gmail.com; s=20120113;
h=mime-version:in-reply-to:references:date:message-id:subject:from:to
:content-type;
bh=baZz4W5mcbeW1vb8FlsiXy0WSnPtYTMDic9bqRTRSbY=;
b=bcJ17YD6hnNqEBL+EjXTJC4AL1ZzwkwzZbmITAhrGpfxfAENoSj4YxtUzCxcUH5lWA
25ee7i4I9v889rUXxlvw+W+jtn0/WHkj05uHc1ynlLOfcJh09QSn0PXo83kv94wTeGtY
qNMkHgKpK2O/iu/cueZLCCBV0f0OmcYiZMCKH93or0ccgQdh/MOYKk7/eXWZ2lnlt+MV
mPFJkziJacVf5JdZhrOlsK0/NDB5RKhshRjxdrTZU2ZGXtoY1WW/PJRvXqa23mdkCt78
4CxfLCYowE9Vz1PsVxEkpR4Xv7JsCgU2bDsPvNXesyF2T2xkPkLsCXtPqLciD/m5eQON
e9Ww==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
d=1e100.net; s=20130820;
h=x-gm-message-state:mime-version:in-reply-to:references:date
:message-id:subject:from:to:content-type;
bh=baZz4W5mcbeW1vb8FlsiXy0WSnPtYTMDic9bqRTRSbY=;
b=X0nWMfzAyMfN7jBvxz6yP8YjohZ21mVFdvXWSf7zpUNqz4ELRwOsWyFydKwBIR9Tlp
vD16TG3MgGojjhsBFQj0UTUOl+MpLitj9mco78dixjwqT/asAV96rJk2E+Dn+ylahbR3
0NPSYkz9Sn39cWroR0Y3Gs2SvCaTt7eyU4JkV0fg8lA/EBHO4hVAoF7DFkmTtpEyHQy5
+xjdaimzbJQ+eanltoHlLH7DykRvucvgvFB5Nzpuu3n0Ckzx9trLhg/tdWEGVxHAM5cL
oyirLc36ff6HqpvcfMMLBVQNnFuxi80O9W9mHs8qcUlyp0TzI6HzfOacYyem78mpf8n4
nRpw==
X-Gm-Message-State: AG10YORuP1zZMn3BeGHkMs0IZaS7wYNCj3iU6bWhQ8eLE9SNeq+ag/ULdBl7dvZGPWtvnL17TR17DbilesVZmg==
MIME-Version: 1.0
X-Received: by 10.28.125.147 with SMTP id y141mr14089606wmc.18.1453144853121;
Mon, 18 Jan 2016 11:20:53 -0800 (PST)
In-Reply-To: <alpine.DEB.2.00.1601180756390.9035@igor2priv>
References: <alpine DOT DEB DOT 2 DOT 00 DOT 1601180756390 DOT 9035 AT igor2priv>
Date: Mon, 18 Jan 2016 10:20:53 -0900
Message-ID: <CAC4O8c88VNrghooUMssmGYfM7reksf2KcFrfD_5T6-rJ=tN+FA@mail.gmail.com>
Subject: Re: [geda-user] [pcb] poll: burried/blind vias vs. pcb and pcb-rnd
From: "Britton Kerin (britton DOT kerin AT gmail DOT com) [via geda-user AT delorie DOT com]" <geda-user AT delorie DOT com>
To: geda-user AT delorie DOT com
Reply-To: geda-user AT delorie DOT com
Errors-To: nobody AT delorie DOT com
X-Mailing-List: geda-user AT delorie DOT com
X-Unsubscribes-To: listserv AT delorie DOT com

--001a11419974c7138f0529a0a65e
Content-Type: text/plain; charset=UTF-8

On Sun, Jan 17, 2016 at 10:32 PM, <gedau AT igor2 DOT repo DOT hu> wrote:

> Hi all,
>
> after some more code reading I found a way to add support for
> burried/blind vias in pcb-rnd with reasonable effort, without first having
> to rewrite everything and/or inventing new file formats. This could be the
> next big feature in pcb-rnd.
>
> My only problem is that I do not really feel the need for this feature and
> I don't want to spend time developing features that wouldn't be used. I am
> not sure about other users, tho. If you are interested, please answer these
> questions with yes/no, unless specified otherwise (comments are also
> welcome after the yes/no). You can send your answer in private if you want
> to reduce list traffic. I will collect answers this week and will publish
> anonimized results.
>
> Please focus on answering the questions - see disclaimer at the bottom; I
> will ignore posts that attempt to derail the thread and encourage everyone
> else to do the same.
>
> Note: "you" means personally you, not your friends or subcontractors.
>
> POLL:
>
> 1. How many of your boards REQUIRE burried or blind vias? [percentage]
>

0


> 2. How many of your boards could BENEFIT burried or blind vias?
> [percentage]
>

80


> 3. When your board REQUIRED them, do you more often find a workaround to
> stick with pcb instead of switching to another design tool? [yes/no]
>

yes


> 4. When your board could BENEFIT using them, do you more often find a
> workaround to stick with pcb instead of switching to another design tool?
> [yes/no]
>

yes


> 5. Have you ever tried pcb-rnd? [yes/no]
>

no


> 6. Would you try pcb-rnd if it offered blind/burried vias? [yes/no]
>

no


> 7. Would you consider switching to pcb-rnd if it offered blind/burried
> vias? [yes/no]
>

no


> 8. Approximately how many boards have you done so far with pcb (pcb
> mainline/branches/forks included, using gschem/gnetlist not required)? "1
> board done" means you had one or more physical copies of the board. [rough
> estimation, positive integer]
>

~15


> 9. Approximately how many boards have you done with other packages? [rough
> estimation, positive integer]
>

0


> 10. What OS would you prefer to do your pcb layouts on (assuming your
> favorite layout tool is/would be available on it)? [one of: (GNU/)Linux,
> *BSD, OSX, windows, other; if you like more, select the one you would spend
> most time on!]
>

linux

Britton

--001a11419974c7138f0529a0a65e
Content-Type: text/html; charset=UTF-8
Content-Transfer-Encoding: quoted-printable

<div dir=3D"ltr"><br><div class=3D"gmail_extra"><br><div class=3D"gmail_quo=
te">On Sun, Jan 17, 2016 at 10:32 PM,  <span dir=3D"ltr">&lt;<a href=3D"mai=
lto:gedau AT igor2 DOT repo DOT hu" target=3D"_blank">gedau AT igor2 DOT repo DOT hu</a>&gt;</spa=
n> wrote:<br><blockquote class=3D"gmail_quote" style=3D"margin:0 0 0 .8ex;b=
order-left:1px #ccc solid;padding-left:1ex">Hi all,<br>
<br>
after some more code reading I found a way to add support for burried/blind=
 vias in pcb-rnd with reasonable effort, without first having to rewrite ev=
erything and/or inventing new file formats. This could be the next big feat=
ure in pcb-rnd.<br>
<br>
My only problem is that I do not really feel the need for this feature and =
I don&#39;t want to spend time developing features that wouldn&#39;t be use=
d. I am not sure about other users, tho. If you are interested, please answ=
er these questions with yes/no, unless specified otherwise (comments are al=
so welcome after the yes/no). You can send your answer in private if you wa=
nt to reduce list traffic. I will collect answers this week and will publis=
h anonimized results.<br>
<br>
Please focus on answering the questions - see disclaimer at the bottom; I w=
ill ignore posts that attempt to derail the thread and encourage everyone e=
lse to do the same.<br>
<br>
Note: &quot;you&quot; means personally you, not your friends or subcontract=
ors.<br>
<br>
POLL:<br>
<br>
1. How many of your boards REQUIRE burried or blind vias? [percentage]<br><=
/blockquote><div><br></div><div>0</div><div>=C2=A0</div><blockquote class=
=3D"gmail_quote" style=3D"margin:0 0 0 .8ex;border-left:1px #ccc solid;padd=
ing-left:1ex">
2. How many of your boards could BENEFIT burried or blind vias? [percentage=
]<br></blockquote><div><br></div><div>80</div><div>=C2=A0</div><blockquote =
class=3D"gmail_quote" style=3D"margin:0 0 0 .8ex;border-left:1px #ccc solid=
;padding-left:1ex">
3. When your board REQUIRED them, do you more often find a workaround to st=
ick with pcb instead of switching to another design tool? [yes/no]<br></blo=
ckquote><div><br></div><div style=3D"">yes</div><div>=C2=A0</div><blockquot=
e class=3D"gmail_quote" style=3D"margin:0 0 0 .8ex;border-left:1px #ccc sol=
id;padding-left:1ex">
4. When your board could BENEFIT using them, do you more often find a worka=
round to stick with pcb instead of switching to another design tool? [yes/n=
o]<br></blockquote><div><br></div><div style=3D"">yes</div><div>=C2=A0</div=
><blockquote class=3D"gmail_quote" style=3D"margin:0 0 0 .8ex;border-left:1=
px #ccc solid;padding-left:1ex">
5. Have you ever tried pcb-rnd? [yes/no]<br></blockquote><div><br></div><di=
v style=3D"">no</div><div>=C2=A0</div><blockquote class=3D"gmail_quote" sty=
le=3D"margin:0 0 0 .8ex;border-left:1px #ccc solid;padding-left:1ex">
6. Would you try pcb-rnd if it offered blind/burried vias? [yes/no]<br></bl=
ockquote><div><br></div><div style=3D"">no</div><div>=C2=A0</div><blockquot=
e class=3D"gmail_quote" style=3D"margin:0 0 0 .8ex;border-left:1px #ccc sol=
id;padding-left:1ex">
7. Would you consider switching to pcb-rnd if it offered blind/burried vias=
? [yes/no]<br></blockquote><div><br></div><div style=3D"">no</div><div>=C2=
=A0</div><blockquote class=3D"gmail_quote" style=3D"margin:0 0 0 .8ex;borde=
r-left:1px #ccc solid;padding-left:1ex">
8. Approximately how many boards have you done so far with pcb (pcb mainlin=
e/branches/forks included, using gschem/gnetlist not required)? &quot;1 boa=
rd done&quot; means you had one or more physical copies of the board. [roug=
h estimation, positive integer]<br></blockquote><div><br></div><div>~15</di=
v><div>=C2=A0</div><blockquote class=3D"gmail_quote" style=3D"margin:0 0 0 =
.8ex;border-left:1px #ccc solid;padding-left:1ex">
9. Approximately how many boards have you done with other packages? [rough =
estimation, positive integer]<br></blockquote><div><br></div><div>0</div><d=
iv>=C2=A0</div><blockquote class=3D"gmail_quote" style=3D"margin:0 0 0 .8ex=
;border-left:1px #ccc solid;padding-left:1ex">
10. What OS would you prefer to do your pcb layouts on (assuming your favor=
ite layout tool is/would be available on it)? [one of: (GNU/)Linux, *BSD, O=
SX, windows, other; if you like more, select the one you would spend most t=
ime on!]<br></blockquote><div><br></div><div style=3D"">linux</div><div><br=
></div><div style=3D"">Britton</div></div></div></div>

--001a11419974c7138f0529a0a65e--

- Raw text -


  webmaster     delorie software   privacy  
  Copyright © 2019   by DJ Delorie     Updated Jul 2019