X-Authentication-Warning:	delorie.com: mail set sender to geda-user-bounces using -f
X-Recipient:	geda-user AT delorie DOT com
X-Virus-Status:	Clean
X-Virus-Scanned:	clamav-milter 0.98.4 at av01.lsn.net
Message-ID:	<53CFC7DA.1090500@ecosensory.com>
Date:	Wed, 23 Jul 2014 09:34:02 -0500
From:	John Griessen <john AT ecosensory DOT com>
User-Agent:	Mozilla/5.0 (X11; Linux i686; rv:24.0) Gecko/20100101 Thunderbird/24.6.0
MIME-Version:	1.0
To:	geda-user AT delorie DOT com
Subject:	Re: [geda-user] Re: Layers and footprints
References:	<jql5oeoex9l7r932tnwtp2i5 DOT 1404908642063 AT email DOT android DOT com> <53C5DDD4 DOT 404 AT ecosensory DOT com> <CAM2RGhTH+K91JkhakxYgW5UZVWqGZ18zRMwkjvxjJRoCUWCBzA AT mail DOT gmail DOT com>
In-Reply-To:	<CAM2RGhTH+K91JkhakxYgW5UZVWqGZ18zRMwkjvxjJRoCUWCBzA@mail.gmail.com>
Reply-To:	geda-user AT delorie DOT com

On 07/23/2014 01:18 AM, Evan Foss wrote:
> John thing that worries me is the alteration of gschem. Other than
> adding another label for marking a 3D model along with the footprint
> what alteration is really needed from gschem?

Some way for it to handle symbols just as it handles subschematics
the way verilog or verilog-ams does.  Then you have hierarchy
with the ability to reuse modules even if they have the same name.
It's a huge change.  Not likely to happen at all unless a need is perceived.

The kinds of reasons for this would be using gschem in chip design.
Next would be for large scale planar circuits of printed electronics
where you are using verilog and verilog-ams to model the lowlevel function
of layout cells that can be repeated hundreds of times as part of a
circuit.  For when we can layout printed resistors, caps, diodes, transistors,
inductors -- not just wire -- and fabbed for cheap.

Could take a while.

- Raw text -