www.delorie.com/archives/browse.cgi   search  
Mail Archives: geda-user/2014/07/15/13:33:37

X-Authentication-Warning: delorie.com: mail set sender to geda-user-bounces using -f
X-Recipient: geda-user AT delorie DOT com
Date: Tue, 15 Jul 2014 19:33:23 +0200
From: Bernd Walter <ticso AT cicely7 DOT cicely DOT de>
To: geda-user AT delorie DOT com
Subject: [geda-user] opper ring flag for vias and pins
Message-ID: <20140715173322.GC56151@cicely7.cicely.de>
Mime-Version: 1.0
X-Operating-System: FreeBSD cicely7.cicely.de 7.0-STABLE i386
User-Agent: Mutt/1.5.11
X-Spam-Status: No, score=-2.9 required=5.0 tests=ALL_TRUSTED=-1,BAYES_00=-1.9,T_RP_MATCHES_RCVD=-0.01 autolearn=ham version=3.3.0
X-Spam-Checker-Version: SpamAssassin 3.3.0 (2010-01-18) on spamd.cicely.de
Reply-To: geda-user AT delorie DOT com

Because I just remember this, while I wrote about holes and multilayer.
I would love to selectively switch of the copper ring per layer on
vias and pins.
The reason is that I only need to ring on solder side and on connecting
layers.
On layers I don't need the ring it just reduces space, especially
problematic with a via field e.g. inside a BGA.
It is not just routing space - the wider space between vias and pins
are preferable for groundplanes too.

-- 
B.Walter <bernd AT bwct DOT de> http://www.bwct.de
Modbus/TCP Ethernet I/O Baugruppen, ARM basierte FreeBSD Rechner uvm.

- Raw text -


  webmaster     delorie software   privacy  
  Copyright © 2019   by DJ Delorie     Updated Jul 2019