Mail Archives: geda-user/2014/07/06/01:16:59
> The peninsulas neck down to less than the minimum copper width rule.
I typically expand the pad clearances until such necks vanish.
> So, first off, I'm surprised that the Cu polygon allows Cu to pour into
> a space less than the minimum width rule.
Polygon pours are handled poorly in pcb.
> Secondly, I'm wondering if fab houses might flag that as a DRC violation
> even if pcb doesn't.
Some might. I've had one break loose and cause a short in a
manufactured board before, so I'm particularly wary of them.
> Third, is it legal to specify zero-width Pad[] elements in a footprint,
> and assign clearance values, in order to composite some clearance into
> the footprint?
I think this is fine, although perhaps a tiny non-zero width might be
needed. I don't know if these cause outputs in the gerber file,
though, so be careful.
- Raw text -