X-Authentication-Warning: delorie.com: mail set sender to geda-user-bounces using -f X-Recipient: geda-user AT delorie DOT com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20120113; h=mime-version:in-reply-to:references:date:message-id:subject:from:to :content-type; bh=a9cUwBRbriEOWhYLVQ86/LeEDSAtOfp0Ia9K1JFk/MY=; b=lRnGhbUGoV7l5JqsWe9zpMuWD/BIRdt2GBwKDKJRSU9ablYIMRznbVUzjs1l72xdlc CpnDx5KGewBGdGBnB4muw9lSshmSvTv0Fd94R/YEps5XIya/TOEA8ychv9KITeHXYNZc e6NLzC5/lgp5hclpzCiQOmqaTiGJDwyL0SXpYGvZojoifTiVyzm057UY9qc39e6pn4vD CmCtf23vdBkWkO+XJoWmMOzDqZZGwSrSu6EEwCi7bv4xz+k+A/XBBWC51vJLLUP0mAxs lgkQSJ61gDw6kJ+9lVpvpOcO39nZgLtcCXDT7qqd07MORWr0UGEIcgsBp7LC07T7eN5t vg9g== MIME-Version: 1.0 X-Received: by 10.194.173.163 with SMTP id bl3mr8573911wjc.10.1377816410266; Thu, 29 Aug 2013 15:46:50 -0700 (PDT) In-Reply-To: References: Date: Thu, 29 Aug 2013 18:46:50 -0400 Message-ID: Subject: Re: [geda-user] DRC Error when imported old PCB layouts From: John Luciani To: geda-user AT delorie DOT com Content-Type: multipart/alternative; boundary=089e013c6220b325fc04e51de113 Reply-To: geda-user AT delorie DOT com Errors-To: nobody AT delorie DOT com X-Mailing-List: geda-user AT delorie DOT com X-Unsubscribes-To: listserv AT delorie DOT com Precedence: bulk --089e013c6220b325fc04e51de113 Content-Type: text/plain; charset=ISO-8859-1 Thanks for confirming this. (* jcl *) On Thu, Aug 29, 2013 at 6:13 PM, Stephen Ecob wrote: > The bug also shows up in my build of PCB, last synced to git head in March. > I managed to reduce the offending snippet down to just two polys, one line > and one component: > > # release: pcb 1.99z > > # To read pcb files, the pcb version (or the git source date) must be >= > the file version > FileVersion[20091103] > > PCB["" 790.00mil 903.00mil] > > Grid[1.000000 0.0000 0.0000 1] > PolyArea[3100.006200] > Thermal[0.500000] > DRC[7.49mil 0.10mil 8.00mil 8.00mil 15.00mil 8.00mil] > Flags("showdrc,rubberband,nameonpcb,autodrc,clearnew,snappin") > Groups("1,c:2,s:3") > > Styles["Signal,12.00mil,38.00mil,20.00mil,10.00mil:Power,25.00mil,65.00mil,46.00mil,10.00mil:Fat,50.00mil,75.00mil,52.00mil,10.00mil:Skinny,9.00mil,32.00mil,16.00mil,10.00mil"] > > Attribute("PCB::grid::unit" "mm") > Attribute("PCB::grid::size" "0.01mil") > > Element["" "0603" "C1" "1u" 275.00mil 175.00mil -110.11mil -2.6510mm 0 100 > ""] > ( > Pad[0.0000 31.49mil 0.0000 35.43mil 39.37mil 20.00mil 1.2540mm "input" "1" > "square,edge2"] > Pad[0.0000 -35.43mil 0.0000 -31.49mil 39.37mil 20.00mil 1.2540mm "input" > "2" "square"] > ElementLine [34.68mil -70.11mil 34.68mil 70.11mil 10.00mil] > ElementLine [-34.68mil -70.11mil 34.68mil -70.11mil 10.00mil] > ElementLine [-34.68mil -70.11mil -34.68mil 70.11mil 10.00mil] > ElementLine [-34.68mil 70.11mil 34.68mil 70.11mil 10.00mil] > > ) > Layer(1 "component") > ( > Line[263.51mil 155.00mil 245.00mil 155.00mil 12.00mil 20.00mil ""] > Polygon("clearpoly") > ( > [255.00mil 260.00mil] [255.00mil 430.00mil] [340.00mil 430.00mil] > [340.00mil 260.00mil] > ) > Polygon("clearpoly") > ( > [170.00mil 65.00mil] [170.00mil 405.00mil] [245.00mil 405.00mil] > [245.00mil 110.00mil] [265.00mil 110.00mil] > [265.00mil 65.00mil] > ) > ) > Layer(2 "solder") > ( > ) > Layer(9 "silk") > ( > ) > Layer(10 "silk") > ( > ) > > > > On Fri, Aug 30, 2013 at 5:37 AM, John Luciani wrote: > >> I have a number of layouts made with the 20050315 version >> that I am trying to modify with the latest version of PCB (1.99z from >> git). >> Each layout I import has DRC clearance errors that are >> not visible on the screen. None of these errors occur in the 20050315 >> version. >> >> The snippet below demonstrates this problem. Is there a filechange >> or setting change that is needed to import this old files? >> >> Thanks. >> >> (* jcl *) >> >> >> # release: pcb-bin 20050315 >> # date: Thu Aug 29 15:17:19 2013 >> # user: jluciani (jluciani,,,) >> # host: paganini >> >> PCB["" 79000 90300] >> >> Grid[2500.00000000 0 0 1] >> Cursor[302590 77591 1.391741] >> Thermal[0.500000] >> DRC[749 10 800 800] >> Flags(0x00000000000018d8) >> Groups("1,c:2,s:3:4:5:6:7:8") >> >> Styles["Signal,1200,3800,2000,1000:Power,2500,6500,4600,1000:Fat,5000,7500,5200,1000:Skinny,900,3200,1600,1000"] >> >> Element[0x00000000 "SOT23-95P-280L1-5N__LTC_S5_Package" "U1" "unknown" >> 42500 17500 -5500 -13100 0 100 0x00000000] >> ( >> Pad[-6350 -3700 -3950 -3700 2400 2000 3400 "" "1" 0x00000100] >> Pad[-6350 0 -3950 0 2400 2000 3400 "" "2" 0x00000100] >> Pad[-6350 3700 -3950 3700 2400 2000 3400 "" "3" 0x00000100] >> Pad[3950 3700 6350 3700 2400 2000 3400 "" "4" 0x00004100] >> Pad[3950 -3700 6350 -3700 2400 2000 3400 "" "5" 0x00004100] >> ElementLine [1750 2200 1750 6100 1000] >> ElementLine [-1750 6100 1750 6100 1000] >> ElementLine [-1750 2200 -1750 6100 1000] >> ElementLine [1750 -6100 1750 -2200 1000] >> ElementLine [-525 -6100 1750 -6100 1000] >> ElementLine [-1750 -4875 -525 -6100 1000] >> ElementLine [-1750 -4875 -1750 -2200 1000] >> >> ) >> >> Element[0x00000000 "0603" "C1" "1u" 27500 17500 -11011 -10437 0 100 >> 0x00000000] >> ( >> Pad[0 3149 0 3543 3937 2000 4937 "input" "1" 0x00004100] >> Pad[0 -3543 0 -3149 3937 2000 4937 "input" "2" 0x00000100] >> ElementLine [3468 -7011 3468 7011 1000] >> ElementLine [-3468 -7011 3468 -7011 1000] >> ElementLine [-3468 -7011 -3468 7011 1000] >> ElementLine [-3468 7011 3468 7011 1000] >> >> ) >> Layer(1 "component") >> ( >> Line[36150 21200 36000 21350 900 2000 0x00000020] >> Line[26500 25000 26500 22500 1200 2000 0x00000000] >> Line[31500 22000 29000 22000 1200 2000 0x00000000] >> Line[27500 20649 28649 19500 1200 2000 0x00000000] >> Line[32000 17500 36000 17500 1200 2000 0x00000000] >> Line[27500 14351 26351 15500 1200 2000 0x00000000] >> Line[26351 15500 24500 15500 1200 2000 0x00000000] >> Line[28649 19500 31000 19500 1200 2000 0x00000000] >> Line[36150 21200 36500 21550 900 2000 0x00000020] >> Line[36150 21200 37000 22050 900 2000 0x00000020] >> Polygon(0x00000000) >> ( >> [25500 26000] [25500 43000] [34000 43000] [34000 26000] >> ) >> Polygon(0x00000010) >> ( >> [17000 6500] [17000 40500] [24500 40500] [24500 11000] [26500 >> 11000] >> [26500 6500] >> ) >> Polygon(0x00000010) >> ( >> [30500 16000] [30500 24000] [25500 24000] [25500 27000] [34000 >> 27000] >> [34000 16000] >> ) >> ) >> Layer(2 "solder") >> ( >> ) >> Layer(3 "3") >> ( >> ) >> Layer(4 "4") >> ( >> ) >> Layer(5 "5") >> ( >> ) >> Layer(6 "6") >> ( >> ) >> Layer(7 "7") >> ( >> ) >> Layer(8 "8") >> ( >> ) >> Layer(9 "silk") >> ( >> ) >> Layer(10 "silk") >> ( >> ) >> NetList() >> ( >> Net("unnamed_net4" "(unknown)") >> ( >> Connect("F1-2") >> Connect("U2-1") >> Connect("C4-1") >> ) >> Net("unnamed_net3" "(unknown)") >> ( >> Connect("S1-3") >> Connect("D3-1") >> Connect("D2-1") >> ) >> Net("V_JACK" "(unknown)") >> ( >> Connect("F1-1") >> Connect("J1-3") >> ) >> Net("V_BUS" "(unknown)") >> ( >> Connect("S1-2") >> Connect("J1-2") >> ) >> Net("unnamed_net2" "(unknown)") >> ( >> Connect("D1-2") >> Connect("R1-2") >> ) >> Net("VBAT" "(unknown)") >> ( >> Connect("J2-1") >> Connect("S1-1") >> Connect("R1-1") >> Connect("C2-2") >> Connect("U1-5") >> ) >> Net("+5V" "(unknown)") >> ( >> Connect("D2-2") >> Connect("C5-1") >> Connect("U2-3") >> Connect("U1-4") >> ) >> Net("unnamed_net1" "(unknown)") >> ( >> Connect("D1-1") >> Connect("U1-3") >> ) >> Net("GND" "(unknown)") >> ( >> Connect("J2-2") >> Connect("C5-2") >> Connect("U2-4") >> Connect("C4-2") >> Connect("J1-5") >> Connect("C2-1") >> Connect("C1-1") >> Connect("U1-2") >> ) >> Net("V_USB" "(unknown)") >> ( >> Connect("D3-2") >> Connect("C1-2") >> Connect("J1-1") >> Connect("U1-1") >> ) >> ) >> >> >> >> >> >> > > > -- > Stephen Ecob > Silicon On Inspiration > Sydney Australia > www.sioi.com.au > -- http://www.wiblocks.com --089e013c6220b325fc04e51de113 Content-Type: text/html; charset=ISO-8859-1 Content-Transfer-Encoding: quoted-printable
Thanks for confirming this.

(* jcl *)


On Thu= , Aug 29, 2013 at 6:13 PM, Stephen Ecob <stephen DOT ecob AT sioi DOT com DOT au> wrote:
The bug also shows up in my= build of PCB, last synced to git head in March.
I managed to reduce th= e offending snippet down to just two polys, one line and one component:

# release: pcb 1.99z

# To read pcb files, the= pcb version (or the git source date) must be >=3D the file version
FileVersion[20091103]

PCB["" 790.0= 0mil 903.00mil]

Grid[1.000000 0.0000 0.0000 1]
PolyArea[3100.= 006200]
Thermal[0.500000]
DRC[7.49mil 0.10mil 8.00mil 8= .00mil 15.00mil 8.00mil]
Flags("showdrc,rubberband,nameonpcb= ,autodrc,clearnew,snappin")
Groups("1,c:2,s:3")
Styles["Signal,12.00mil,3= 8.00mil,20.00mil,10.00mil:Power,25.00mil,65.00mil,46.00mil,10.00mil:Fat,50.= 00mil,75.00mil,52.00mil,10.00mil:Skinny,9.00mil,32.00mil,16.00mil,10.00mil&= quot;]

Attribute("PCB::grid::unit" "mm")
Attribute("PCB::grid::size" "0.01mil")

Element["" "0603" "C1" &quo= t;1u" 275.00mil 175.00mil -110.11mil -2.6510mm 0 100 ""]
(
Pad[0.0000 31= .49mil 0.0000 35.43mil 39.37mil 20.00mil 1.2540mm "input" "1= " "square,edge2"]
Pad[0.0000 -35.43mil 0.0000 -31.49mil 39.37mil 20.00mil 1.2540= mm "input" "2" "square"]
ElementLine [34.68mil -70= .11mil 34.68mil 70.11mil 10.00mil]
ElementLine [-34.68mil -70.11mil 34.68mil -70.11mil 10.00mil= ]
ElementLine [-34.68mil -7= 0.11mil -34.68mil 70.11mil 10.00mil]
ElementLine [-34.68mil 70.11mil 34.68mil 70.11mil 10.00mil= ]

)
Layer(1 "component")
(
Line[263.51mil 155.00mil 245.00mil 155.00mil= 12.00mil 20.00mil ""]
Polygon("clearpoly&q= uot;)
(
[255.00mil 260.00mil] [255.00mi= l 430.00mil] [340.00mil 430.00mil] [340.00mil 260.00mil]=A0
)
Polygon("clearpoly")
= (
[170.00mil 65.00mil] [170.00mil 405.00mil] [245= .00mil 405.00mil] [245.00mil 110.00mil] [265.00mil 110.00mil]=A0
[265.00mil 65.00mil]=A0<= /div>
)<= /div>
)
Layer(2 "solder")
(
)
Layer(9 "silk")
(
)
Layer(10 "silk")
(
)

=


On Fri, Aug 30, 2013 a= t 5:37 AM, John Luciani <jluciani AT gmail DOT com> wrote:
I = have a number of layouts made with the 20050315 version
that I am trying= to modify with the latest version of PCB (1.99z from git).
Each layout I import has DRC clearance errors that are
not visible on the screen. None of these errors occur in the 20050315
ve= rsion.

The snippet below demonstrates this problem. Is there a= filechange
or setting change that is needed to import this old fi= les?

Thanks.

(* jcl *)


# release: pcb-bin 20050315
# date:=A0=A0=A0 Thu Aug 29 15:1= 7:19 2013
# user:=A0=A0=A0 jluciani (jluciani,,,)
# host:=A0=A0=A0 pa= ganini

PCB["" 79000 90300]

Grid[2500.00000000 0 0 1]
Cursor[30= 2590 77591 1.391741]
Thermal[0.500000]
DRC[749 10 800 800]
Flags(0= x00000000000018d8)
Groups("1,c:2,s:3:4:5:6:7:8")
Styles[&qu= ot;Signal,1200,3800,2000,1000:Power,2500,6500,4600,1000:Fat,5000,7500,5200,= 1000:Skinny,900,3200,1600,1000"]

Element[0x00000000 "SOT23-95P-280L1-5N__LTC_S5_Package" "= ;U1" "unknown" 42500 17500 -5500 -13100 0 100 0x00000000](
=A0=A0=A0 Pad[-6350 -3700 -3950 -3700 2400 2000 3400 "" &qu= ot;1" 0x00000100]
=A0=A0=A0 Pad[-6350 0 -3950 0 2400 2000 3400 "" "2" 0x0= 0000100]
=A0=A0=A0 Pad[-6350 3700 -3950 3700 2400 2000 3400 ""= "3" 0x00000100]
=A0=A0=A0 Pad[3950 3700 6350 3700 2400 2000 3= 400 "" "4" 0x00004100]
=A0=A0=A0 Pad[3950 -3700 6350 -3700 2400 2000 3400 "" "5&quo= t; 0x00004100]
=A0=A0=A0 ElementLine [1750 2200 1750 6100 1000]
=A0= =A0=A0 ElementLine [-1750 6100 1750 6100 1000]
=A0=A0=A0 ElementLine [-1= 750 2200 -1750 6100 1000]
=A0=A0=A0 ElementLine [1750 -6100 1750 -2200 1000]
=A0=A0=A0 ElementLine= [-525 -6100 1750 -6100 1000]
=A0=A0=A0 ElementLine [-1750 -4875 -525 -6= 100 1000]
=A0=A0=A0 ElementLine [-1750 -4875 -1750 -2200 1000]

= =A0=A0=A0 )

Element[0x00000000 "0603" "C1" "= ;1u" 27500 17500 -11011 -10437 0 100 0x00000000]
(
=A0=A0=A0 Pad[0 3149 0 3543 3937 2000 4937 "input" "1&q= uot; 0x00004100]
=A0=A0=A0 Pad[0 -3543 0 -3149 3937 2000 4937 "inpu= t" "2" 0x00000100]
=A0=A0=A0 ElementLine [3468 -7011 3468= 7011 1000]
=A0=A0=A0 ElementLine [-3468 -7011 3468 -7011 1000]
=A0=A0=A0 ElementLin= e [-3468 -7011 -3468 7011 1000]
=A0=A0=A0 ElementLine [-3468 7011 3468 7= 011 1000]

=A0=A0=A0 )
Layer(1 "component")
(
=A0= =A0=A0 Line[36150 21200 36000 21350 900 2000 0x00000020]
=A0=A0=A0 Line[26500 25000 26500 22500 1200 2000 0x00000000]
=A0=A0=A0 L= ine[31500 22000 29000 22000 1200 2000 0x00000000]
=A0=A0=A0 Line[27500 2= 0649 28649 19500 1200 2000 0x00000000]
=A0=A0=A0 Line[32000 17500 36000 = 17500 1200 2000 0x00000000]
=A0=A0=A0 Line[27500 14351 26351 15500 1200 2000 0x00000000]
=A0=A0=A0 L= ine[26351 15500 24500 15500 1200 2000 0x00000000]
=A0=A0=A0 Line[28649 1= 9500 31000 19500 1200 2000 0x00000000]
=A0=A0=A0 Line[36150 21200 36500 = 21550 900 2000 0x00000020]
=A0=A0=A0 Line[36150 21200 37000 22050 900 2000 0x00000020]
=A0=A0=A0 Po= lygon(0x00000000)
=A0=A0=A0 (
=A0=A0=A0 =A0=A0=A0 [25500 26000] [2550= 0 43000] [34000 43000] [34000 26000]
=A0=A0=A0 )
=A0=A0=A0 Polygon(0= x00000010)
=A0=A0=A0 (
=A0=A0=A0 =A0=A0=A0 [17000 6500] [17000 40500]= [24500 40500] [24500 11000] [26500 11000]
=A0=A0=A0 =A0=A0=A0 [26500 6500]
=A0=A0=A0 )
=A0=A0=A0 Polygon(0x000= 00010)
=A0=A0=A0 (
=A0=A0=A0 =A0=A0=A0 [30500 16000] [30500 24000] [2= 5500 24000] [25500 27000] [34000 27000]
=A0=A0=A0 =A0=A0=A0 [34000 1600= 0]
=A0=A0=A0 )
)
Layer(2 "solder")
(
)
Layer(3 "3")
(
)
Layer(4 "4")
()
Layer(5 "5")
(
)
Layer(6 "6")
(
)=
Layer(7 "7")
(
)
Layer(8 "8")
(
)
Layer(9 "silk")
(
)
Layer(10 "silk")
(=
)
NetList()
(
=A0=A0=A0 Net("unnamed_net4" "(un= known)")
=A0=A0=A0 (
=A0=A0=A0 =A0=A0=A0 Connect("F1-2"= ;)
=A0=A0=A0 =A0=A0=A0 Connect("U2-1")
=A0=A0=A0 =A0=A0=A0 Connect("C4-1")
=A0=A0=A0 )
=A0=A0=A0 N= et("unnamed_net3" "(unknown)")
=A0=A0=A0 (
=A0=A0= =A0 =A0=A0=A0 Connect("S1-3")
=A0=A0=A0 =A0=A0=A0 Connect(&quo= t;D3-1")
=A0=A0=A0 =A0=A0=A0 Connect("D2-1")
=A0=A0=A0 )
=A0=A0=A0 Net("V_JACK" "(unknown)")
= =A0=A0=A0 (
=A0=A0=A0 =A0=A0=A0 Connect("F1-1")
=A0=A0=A0 = =A0=A0=A0 Connect("J1-3")
=A0=A0=A0 )
=A0=A0=A0 Net("V= _BUS" "(unknown)")
=A0=A0=A0 (
=A0=A0=A0 =A0=A0=A0 Con= nect("S1-2")
=A0=A0=A0 =A0=A0=A0 Connect("J1-2")
=A0=A0=A0 )
=A0=A0=A0 N= et("unnamed_net2" "(unknown)")
=A0=A0=A0 (
=A0=A0= =A0 =A0=A0=A0 Connect("D1-2")
=A0=A0=A0 =A0=A0=A0 Connect(&quo= t;R1-2")
=A0=A0=A0 )
=A0=A0=A0 Net("VBAT" "(unkno= wn)")
=A0=A0=A0 (
=A0=A0=A0 =A0=A0=A0 Connect("J2-1")
=A0=A0=A0 = =A0=A0=A0 Connect("S1-1")
=A0=A0=A0 =A0=A0=A0 Connect("R1= -1")
=A0=A0=A0 =A0=A0=A0 Connect("C2-2")
=A0=A0=A0 =A0= =A0=A0 Connect("U1-5")
=A0=A0=A0 )
=A0=A0=A0 Net("+5V&= quot; "(unknown)")
=A0=A0=A0 (
=A0=A0=A0 =A0=A0=A0 Connect("D2-2")
=A0=A0=A0 = =A0=A0=A0 Connect("C5-1")
=A0=A0=A0 =A0=A0=A0 Connect("U2= -3")
=A0=A0=A0 =A0=A0=A0 Connect("U1-4")
=A0=A0=A0 )=A0=A0=A0 Net("unnamed_net1" "(unknown)")
=A0=A0=A0 (
=A0=A0=A0 =A0=A0=A0 Connect("D1-1")
=A0=A0=A0 = =A0=A0=A0 Connect("U1-3")
=A0=A0=A0 )
=A0=A0=A0 Net("G= ND" "(unknown)")
=A0=A0=A0 (
=A0=A0=A0 =A0=A0=A0 Conne= ct("J2-2")
=A0=A0=A0 =A0=A0=A0 Connect("C5-2")
=A0=A0=A0 =A0=A0=A0 Connect("U2-4")
=A0=A0=A0 =A0=A0=A0 Connec= t("C4-2")
=A0=A0=A0 =A0=A0=A0 Connect("J1-5")
=A0= =A0=A0 =A0=A0=A0 Connect("C2-1")
=A0=A0=A0 =A0=A0=A0 Connect(&= quot;C1-1")
=A0=A0=A0 =A0=A0=A0 Connect("U1-2")
=A0=A0=A0 )
=A0=A0=A0 Net("V_USB" "(unknown)")
= =A0=A0=A0 (
=A0=A0=A0 =A0=A0=A0 Connect("D3-2")
=A0=A0=A0 = =A0=A0=A0 Connect("C1-2")
=A0=A0=A0 =A0=A0=A0 Connect("J1= -1")
=A0=A0=A0 =A0=A0=A0 Connect("U1-1")
=A0=A0=A0 ) )





=



--
Stephen Ecob
Silicon On I= nspiration
Sydney Australia
www.sioi.com.au



--
http://www.wiblocks.com =A0 --089e013c6220b325fc04e51de113--