www.delorie.com/archives/browse.cgi   search  
Mail Archives: geda-user/2013/06/18/17:48:26

X-Authentication-Warning: delorie.com: mail set sender to geda-user-bounces using -f
X-Recipient: geda-user AT delorie DOT com
X-TMN: [FIdXbM9r4xOfdXtzLLzdvr/4ty1zAWH+]
X-Originating-Email: [vuokko AT msn DOT com]
Message-ID: <COL126-W58AC731440FAED252D56BC68C0@phx.gbl>
From: Hannu Vuolasaho <vuokko AT msn DOT com>
To: "geda-user AT delorie DOT com" <geda-user AT delorie DOT com>
Subject: [geda-user] Easiest way to get PCB schematics to simulation schematics?
Date: Wed, 19 Jun 2013 00:46:46 +0300
Importance: Normal
MIME-Version: 1.0
X-OriginalArrivalTime: 18 Jun 2013 21:46:47.0604 (UTC) FILETIME=[5524E740:01CE6C6D]
X-MIME-Autoconverted: from quoted-printable to 8bit by delorie.com id r5ILkqlq012911
Reply-To: geda-user AT delorie DOT com

Hi!

I have some schematics designed for a PCB and I want to check if my feeling of best opamp-filter schematic is correct. I have captuered nice simulation testbench for the circuits and it works nicely if I just use three resistors as inputs and output.

Anyway what is the easiest way to get normal box symbol with two inputs and one output to work with simulation?

http://wiki.geda-project.org/geda:csygas#handling_hierarchical_models  suggests using spice-subcircuit-LL and IO symbols. They do have INPUT and OUTPUT symbols for PCB schematics. I've also added file and model attributes to symbol.

But IN and OUT symbols causes problems with gnetlist.

So what is easiest way to simulate subcircuit without breaking the schematics for PCB?

And more of a developing philosophical question is why there are two incompatible hierarchy mechanics?

Best regards,
Hannu Vuolasaho 		 	   		  

- Raw text -


  webmaster     delorie software   privacy  
  Copyright © 2019   by DJ Delorie     Updated Jul 2019