X-Authentication-Warning:	delorie.com: mail set sender to geda-user-bounces using -f
X-Recipient:	geda-user AT delorie DOT com
X-Mailer:	exmh version 2.8.0 04/21/2012 with nmh-1.7+dev
X-Exmh-Isig-CompType:	repl
X-Exmh-Isig-Folder:	inbox
From:	"karl AT aspodata DOT se [via geda-user AT delorie DOT com]" <geda-user AT delorie DOT com>
To:	geda-user AT delorie DOT com
Subject:	Re: [geda-user] PCB silk layer image script
In-reply-to:	<33e767e8-c820-9b9c-513f-dc757d53e395@linetec.nl>
References:	<6877754c-dcb7-db34-dd39-419de060ad7a AT linetec DOT nl> <20231001223524 DOT 428ED8622949 AT turkos DOT aspodata DOT se> <33e767e8-c820-9b9c-513f-dc757d53e395 AT linetec DOT nl>
Comments:	In-reply-to "Richard Rasker (rasker AT linetec DOT nl) [via geda-user AT delorie DOT com]" <geda-user AT delorie DOT com>
	message dated "Mon, 02 Oct 2023 10:18:52 +0200."
Mime-Version:	1.0
Message-Id:	<20231002154748.BA848862295E@turkos.aspodata.se>
Date:	Mon, 2 Oct 2023 17:47:48 +0200 (CEST)
X-Virus-Scanned:	ClamAV using ClamSMTP
Reply-To:	geda-user AT delorie DOT com
Errors-To:	nobody AT delorie DOT com
X-Mailing-List:	geda-user AT delorie DOT com
X-Unsubscribes-To:	listserv AT delorie DOT com

Richard Rasker:
> Op 02-10-2023 om 00:35 schreef karl AT aspodata DOT se [via geda-user AT delorie DOT com]:
...
> > $ head -10 < TestLogo.pcb
> > PCB["" 850000 1100000]
> >
> > Grid[1000.000000 0 0 0]
> >
> > Layer(1 "poly")
> > (
> >          Polygon("clearpoly")
> >          (
> >                  [2304472 -3448985]
> >                  [2303472 -3445930]
> 
> That's weird, I only get positive Y values here.

 Well I did use a very large width and the result
 grow past the board size:
./pcbsilk -W 1204mm TestLogo.jpg 

> Anyway, I might give it 
> a shot using grep, cut, sed and sort to manipulate the X and Y values -- 
> even though I think it's going to be pretty inefficient.

You don't need to. Below I made a 60mm wide logo, its minimum y extent
was 220.4103mm. Then I rerun pstoedit but told it to move the result
220mm up:

$ ./pcbsilk -W 60mm TestLogo.jpg 
$ Pcb_test.pl polygon  TestLogo.pcb 
Layer 1, name poly:
        0.0000 220.4103mm 59.9996mm 279.0472mm
Layer 10, name silk:
$ pstoedit -q -f "pcb:-mm -tshifty -220"  TestLogo.eps TestLogo.pcb 
$ Pcb_test.pl polygon  TestLogo.pcb 
Layer 1, name poly:
        0.0000 0.4102mm 59.9996mm 59.0471mm
Layer 10, name silk:
$

The only thing remaining is to edit the file, removing the empty
layer and rename layer 1 to something like: Layer(5 "top silk" "silk").

Regards,
/Karl Hammar

- Raw text -