| www.delorie.com/archives/browse.cgi | search |
| X-Authentication-Warning: | delorie.com: mail set sender to geda-user-bounces using -f |
| X-Recipient: | geda-user AT delorie DOT com |
| X-Original-DKIM-Signature: | v=1; a=rsa-sha256; c=relaxed/relaxed; |
| d=gmail.com; s=20120113; | |
| h=mime-version:date:message-id:subject:from:to:content-type; | |
| bh=j4PHNbEd7J1V72qTbIRKW4NYrcMsWU5rndN0UcRuHt0=; | |
| b=Ex9CsxRhT9I5IfoN16Q3WuVZpdVkgMpjeKCZwWfvar9BCsKrE8OMitjBwyBNqbeaNN | |
| +TUQTW29eUGxLgsSQd5pvEWTu/M2PP13MK1DunRAjXeEHCT3vC5ubS9W4QENJzU/3lAo | |
| ei86ZIouCI7PH0LnSV35BrL+2UBnnCf1qHhI4aA0/fLMqnc/qjQQZ5K7hC+qvtAwiBSn | |
| csSPGwrHrYOFyrzqoMumJEn0ElFe4yb5WNQcu1aY+hLr3kGsuZNGMmlkrnm9tMjw9B7Q | |
| OGjUpXs40wMloL/o2iNMZw8X09nrJvU7OXSiHQAQ+xn6jmbQjcQ45r+7M9lwyZuUsv88 | |
| 09lQ== | |
| MIME-Version: | 1.0 |
| X-Received: | by 10.140.233.1 with SMTP id e1mr113225571qhc.42.1452144027385; |
| Wed, 06 Jan 2016 21:20:27 -0800 (PST) | |
| Date: | Thu, 7 Jan 2016 00:20:27 -0500 |
| Message-ID: | <CANEvwqikzNgQh-F3vyPevNEva+RkxR2UaCBi9of4am0b928NPg@mail.gmail.com> |
| Subject: | [geda-user] A new PCB file format |
| From: | "Marvin Dickens (mpdickens AT gmail DOT com) [via geda-user AT delorie DOT com]" <geda-user AT delorie DOT com> |
| To: | geda-user <geda-user AT delorie DOT com> |
| Reply-To: | geda-user AT delorie DOT com |
--001a1136e898ea43cb0528b7a093 Content-Type: text/plain; charset=UTF-8 Hi Everybody, If your looking at tuning up or otherwise redesigning the file format for PCB I would really like gschem to understand the PCB file format and visa-versa. What I would like to be able to do is have a PCB layout up at the same time I have the schematic for that design up in gschem. If I select any part or portion of the layout in PCB that part or portion is visually highlighted in gschem and visa-versa. This ability could possibly be used as the starting point for introducing boundary scan and other sophisticated usages of interconnects into gEDA. I am thinking verification, design for test, diagnostics and such. In my world, completing a design does not retire a project and it would be nice if gEDA reflected this dynamic. Regards Marvin --001a1136e898ea43cb0528b7a093 Content-Type: text/html; charset=UTF-8 Content-Transfer-Encoding: quoted-printable <div dir=3D"ltr">Hi Everybody,<div><br></div><div>If your looking at tuning= up or otherwise redesigning the file format for PCB</div><div>I would real= ly like gschem to understand the PCB file format and visa-versa.</div><div>= What I would like to be able to do is have a PCB layout up at the same time= I</div><div>have the schematic for that design up in gschem. If I select a= ny part or portion</div><div>of the layout in PCB that part or portion is v= isually highlighted in gschem and</div><div>visa-versa.=C2=A0</div><div><br= ></div><div>This ability could possibly be used as the starting point for i= ntroducing</div><div>boundary scan and other sophisticated usages of interc= onnects into gEDA. I am=C2=A0</div><div>thinking verification, design for t= est, diagnostics and such. In my world, completing</div><div>a design does = not retire a project and it would be nice if gEDA reflected this dynamic.</= div><div><br></div><div>Regards</div><div><br></div><div>Marvin</div><div><= br></div><div><br></div><div><br></div><div><br></div><div><br></div><div><= br></div></div> --001a1136e898ea43cb0528b7a093--
| webmaster | delorie software privacy |
| Copyright © 2019 by DJ Delorie | Updated Jul 2019 |