Bitfields for AMD-645 PM SCI Interrupt Configuration register:
Bit(s)	Description	)
 7-4	reserved (0)
 3-0	interrupt assignment
	0000 disabled
	else IRQ number (except IRQ2 is reserved)
SeeAlso: #01049