X-Authentication-Warning: delorie.com: mail set sender to geda-user-bounces using -f X-Recipient: geda-user AT delorie DOT com X-Original-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20120113; h=mime-version:in-reply-to:references:date:message-id:subject:from:to :content-type; bh=RDYxyicZpbOXlvue4VIU8w8kspec1pT8qCZxnMx1CiU=; b=dO301RjNzPxxyrZsIbUtFATFbHvvEgS3Kp98MtwQRXA43P9fN32LXwDSiA9COg/bxl 2g/g5iNdfy8UaD2Ku1/mmbS2vS08sE6VMuQGfvd2JD/y5ntb/x7ncEIB8Svc0ACyyY0P e5s5PFGA8FqNfcSjM+sFcfimbfNQfVl3Jlq8H32hHNjAxMT16zs/HWLJLQ8gnp6PnIST UL1KyspPGzJLnstEBhOdNdSOj/s0sg78xRTuQngnDGT2mh0T/vArQpOWWovRRT44Z4Sj VDWtg4S1GZcyrGcLLN95lEZhd0kosgc9TzlZhknf2VW8DYf7XMRSo5lRP1/7gFV6Vrc7 EACA== MIME-Version: 1.0 X-Received: by 10.52.122.52 with SMTP id lp20mr35100643vdb.64.1438008677074; Mon, 27 Jul 2015 07:51:17 -0700 (PDT) In-Reply-To: References: <201507251534 DOT t6PFYRiK016181 AT envy DOT delorie DOT com> <201507260205 DOT t6Q257OU004585 AT envy DOT delorie DOT com> <20150727081830 DOT GC31594 AT visitor2 DOT iram DOT es> <20150727104850 DOT GA31438 AT visitor2 DOT iram DOT es> Date: Mon, 27 Jul 2015 20:21:17 +0530 Message-ID: Subject: Re: [geda-user] high freq, trace lengths (was: pcb-rnd feature poll: please vote) From: "Shashank Chintalagiri (shashank DOT chintalagiri AT gmail DOT com) [via geda-user AT delorie DOT com]" To: geda-user AT delorie DOT com Content-Type: text/plain; charset=UTF-8 Reply-To: geda-user AT delorie DOT com Errors-To: nobody AT delorie DOT com X-Mailing-List: geda-user AT delorie DOT com X-Unsubscribes-To: listserv AT delorie DOT com Precedence: bulk (a python object hierarchy) On Mon, Jul 27, 2015 at 8:18 PM, Shashank Chintalagiri wrote: > Measuring trace lengths for a parallel bus is one of the things I'd > like to have as well. > > To that end (and various others), I've been working on a parser that > converts a PCB file into an object hierarchy. It's not even close to > doing anything useful yet, but I'm happy to share the core if you want > to use it. Of course, none of what I've written will actually work > _within_ pcb, but more as an external after-the-fact analysis tool. > > > > On Mon, Jul 27, 2015 at 7:34 PM, wrote: >> >> >> On Mon, 27 Jul 2015, Ouabache Designworks (z3qmtr45 AT gmail DOT com) [via >> geda-user AT delorie DOT com] wrote: >> >>> What we need is a tool that can extract a spice model of the PCB from the >>> layout but I suspect that is beyond the scope for a open source project. >> >> >> Beyond my scope but not because open source but because I have no idea how >> to do it. We could team up: you do all the math and build test cases and I >> do the code. >> > > > > -- > > Chintalagiri Shashank > Indian Institute of Technology, Kanpur > > http://blog.chintal.in -- Chintalagiri Shashank Indian Institute of Technology, Kanpur http://blog.chintal.in