X-Authentication-Warning: delorie.com: mail set sender to geda-user-bounces using -f
X-Recipient: geda-user AT delorie DOT com
X-Envelope-From: paubert AT iram DOT es
Date: Thu, 8 May 2014 08:24:41 +0200
From: Gabriel Paubert <paubert AT iram DOT es>
To: geda-user AT delorie DOT com
Subject: Re: [geda-user] import SVG into PCB
Message-ID: <20140508062441.GA15516@visitor2.iram.es>
References: <CAHBVutAFneurHxe2Tbsjx0mybFzUL=wuB8GaNyd5mXPu-pvWsA AT mail DOT gmail DOT com>
 <201405061601 DOT s46G1YMc019081 AT envy DOT delorie DOT com>
 <CANqhZFzOzk+WOW5_-szpW5p80HDERtooP005FpAtX5D21Dn42Q AT mail DOT gmail DOT com>
 <CALT8Ef7CUD3UGkNQ5-W0jafyGPzXwKd==2nEMsKZjy_CXHUtcw AT mail DOT gmail DOT com>
 <lkealq$bie$1 AT ger DOT gmane DOT org>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <lkealq$bie$1@ger.gmane.org>
User-Agent: Mutt/1.5.21 (2010-09-15)
X-Spamina-Bogosity: Unsure
X-Spamina-Spam-Score: -1.0 (-)
X-Spamina-Spam-Report: Content analysis details:   (-1.0 points)
  pts rule name              description
 ---- ---------------------- --------------------------------------------------
 -1.0 ALL_TRUSTED            Passed through trusted hosts only via SMTP
 -0.0 BAYES_40               BODY: Bayes spam probability is 20 to 40%
                             [score: 0.3587]
Reply-To: geda-user AT delorie DOT com
Errors-To: nobody AT delorie DOT com
X-Mailing-List: geda-user AT delorie DOT com
X-Unsubscribes-To: listserv AT delorie DOT com
Precedence: bulk

On Thu, May 08, 2014 at 12:04:41AM +0200, Kai-Martin Knaak wrote:
> Shashank Chintalagiri wrote:
> 
> > However, the layer on which the silk
> > graphics show up is not always silk. If the number of layers
> > changes, then the elements I want on silk show up elsewhere. Is
> > there a way to fix this? Footprints know how to put features on silk
> > irrespective of layer count and ordering. 
> 
> This works because footprint files can only have three layers: top, 
> bottom and silk. The third layer in a footprint file is always silk.

And this is a serious limitation for some circuits. For example
look at the cavity (open and internal) and castellations entries from:

http://www.saturnelectronics.com/products_capabilities/index.html

There are cases where the pads are on the "inner" layers!

Pads are always on an exposed layer, but exposed and outer are not
the same concept anymore.

And before you ask, I do indeed have plans to design high frequency
RF boards which absolutely need cavities. 

	Gabriel