X-Authentication-Warning: delorie.com: mail set sender to geda-user-bounces using -f X-Recipient: geda-user AT delorie DOT com From: geda AT psjt DOT org (Stephan =?utf-8?Q?B=C3=B6ttcher?=) To: Subject: Re: [geda-user] Project leadership References: <1512221837 DOT AA25291 AT ivan DOT Harhan DOT ORG> Date: Tue, 22 Dec 2015 22:33:01 +0100 In-Reply-To: (Peter Clifton's message of "Tue, 22 Dec 2015 20:09:03 +0000") Message-ID: User-Agent: Gnus/5.13 (Gnus v5.13) Emacs/24.5 (gnu/linux) MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Transfer-Encoding: 8bit X-MIME-Autoconverted: from quoted-printable to 8bit by delorie.com id tBMLXGKA014440 Reply-To: geda-user AT delorie DOT com Errors-To: nobody AT delorie DOT com X-Mailing-List: geda-user AT delorie DOT com X-Unsubscribes-To: listserv AT delorie DOT com Precedence: bulk "Peter Clifton (petercjclifton AT googlemail DOT com) [via geda-user AT delorie DOT com]" writes: > I really believe you are on to a very strong concept here... > schematics have their place IMO, but look at many modern designs > (laptop etc., say?) and see how that graphical the format of > schematics is really being pushed beyond its most effective. People tell me that a schematic drawing should illustrate the function of a circuit. But most of that function is hidden inside the µC and FPGA. So, my symbols and schematics are more a preview of the layout, to get a good first shot at (functionally arbitrary) pin assignements. Like this one: http://www.ieap.uni-kiel.de/et/people/stephan/rpirena/ I thought about using Verilog as netlist format for PCBs. How would I convert those to pcb netlists, with some graphical drawings added in the mix? gschem, gnetlist --> Verilog Verilog --> ueda --> PCB netlist ? -- Stephan